We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
FLG
From SnesLab
FLG is an 8-bit DSPRAM register located at 6Ch.
Bit 5 is ECEN. Bit 6 is MUTE. Bit 7 is RES.
The low 5 bits are NCK.
Reference
- page 3-7-8 of Book I of the official Super Nintendo development manual