We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
TXA
From SnesLab
Basic Info | |||||||
---|---|---|---|---|---|---|---|
Addressing Mode | Opcode | Length | Speed | ||||
Implied (type 1) | 8A | 1 byte | 2 cycles |
Flags Affected | |||||||
---|---|---|---|---|---|---|---|
N | V | M | X | D | I | Z | C |
N | . | . | . | . | . | Z | . |
TXA is a 65x instruction that transfers the value of the X index register to the accumulator.
Instruction Behavior | ||
---|---|---|
8-bit accumulator (m=1) | 16-bit accumulator (m=0) | |
8-bit index registers (x=1) | 8 bits are transferred | 8 bits are transferred to the low byte of accumulator and high byte of the accumulator is zeroed |
16-bit index registers (x=0) | 8 bits are transferred | 16 bits are transferred |
Syntax
TXA
See Also
External Links
- Eyes & Lichty, page 517 on TXA
- Labiak, page 198 on TXA
- 7.12 on MCS6500 Manual, page 100 on TXA
- Carr, page 276 on TXA
- Leventhal, page 3-102 on TXA
- snes9x implementation of TXA: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2384