We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

SEP

From SnesLab
Revision as of 06:24, 19 November 2023 by Xetheria (talk | contribs) (added extra row for flags affected)
Jump to: navigation, search
Basic Info
Addressing Mode Opcode Length Speed
Immediate E2 2 bytes 3 cycles
Flags Affected
N V M X D I Z C
emulation mode . .
native mode

SEP is a 65c816 instruction that sets bits in the status register that correspond to set bits in the operand.

See Also

External Links