We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Left Right Clock: Difference between revisions
From SnesLab
(→References: bullet points -> number) |
(superscripted 2) |
||
| Line 3: | Line 3: | ||
The '''Left Right Clock''' controls stereo processing. The rising and falling edges of this clock tell when processing for one stereo channel begins and the other stops. It is denoted '''LRCK''', and connected to pin 13 of the 16-bit [[Stereo DAC]] and pin 43 of the [[Sony S-DSP]] sound chip. | The '''Left Right Clock''' controls stereo processing. The rising and falling edges of this clock tell when processing for one stereo channel begins and the other stops. It is denoted '''LRCK''', and connected to pin 13 of the 16-bit [[Stereo DAC]] and pin 43 of the [[Sony S-DSP]] sound chip. | ||
In 2023, it was observed that this clock starts out slow and slowly speeds up as it gets warmer. [2] | In 2023, it was observed that this clock starts out slow and slowly speeds up as it gets warmer. <sup>[2]</sup> | ||
=== References === | === References === | ||
Revision as of 01:22, 15 July 2023
The left right clock is in region C4 of the jwdonal schematic
The Left Right Clock controls stereo processing. The rising and falling edges of this clock tell when processing for one stereo channel begins and the other stops. It is denoted LRCK, and connected to pin 13 of the 16-bit Stereo DAC and pin 43 of the Sony S-DSP sound chip.
In 2023, it was observed that this clock starts out slow and slowly speeds up as it gets warmer. [2]