We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

Pixel Clock

From SnesLab
Revision as of 06:32, 11 July 2023 by Xetheria (talk | contribs) (added video category)
Jump to: navigation, search

The Pixel Clock signal is generated by the PPU by dividing the Master Clock frequency by 4. On NTSC, the pixel clock is 5.37 MHz. On PAL, 5.32 MHz. [1]

The PPU usually emits one dot every 4 CPU clock cycles, but some long dots take more cycles. [2]

References