We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Master Clock
From SnesLab
(Redirected from master cycle)
The Master Clock is 21.48 MHz on NTSC and 21.28 MHz on PAL. It is a crystal oscillator.[2]
The master clock (X1) is in region A4 of the jwdonal schematic
The S-DSP has an unconnected pin 40 which may have been intended to be connected to the master clock at some point.
See Also
References
- http://problemkaputt.de/fullsnes.htm#snestimingoscillators
- Sanglard, Fabien. The Hearts of the Super Nintendo. https://fabiensanglard.net/snes_hearts