We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
TAX: Difference between revisions
From SnesLab
(category transfer instructions) |
(linkify flags) |
||
| Line 16: | Line 16: | ||
!colspan="8"|Flags Affected | !colspan="8"|Flags Affected | ||
|+ | |+ | ||
|N | |[[Negative Flag|N]] | ||
|V | |[[Overflow Flag|V]] | ||
|M | |[[M Flag|M]] | ||
|X | |[[X Flag|X]] | ||
|D | |[[Decimal Flag|D]] | ||
|I | |[[I Flag|I]] | ||
|Z | |[[Zero Flag|Z]] | ||
|C | |[[Carry Flag|C]] | ||
|+ | |+ | ||
| | | | ||
Revision as of 04:15, 27 November 2023
| Basic Info | |||||||
|---|---|---|---|---|---|---|---|
| Addressing Mode | Opcode | Length | Speed | ||||
| Implied (type 1) | AA | 1 byte | 2 cycles | ||||
| Flags Affected | |||||||
|---|---|---|---|---|---|---|---|
| N | V | M | X | D | I | Z | C |
| . | . | . | . | . | . | ||
TAX is a 65x instruction that transfers the value of the accumulator to the X index register.
| Instruction Behavior | ||
|---|---|---|
| 8-bit accumulator (m=1) | 16-bit accumulator (m=0) | |
| 8-bit index registers (x=1) | 8 bits are transferred | 8 bits are transferred (low byte of accumulator) |
| 16-bit index registers (x=0) | 16 bits are transferred | 16 bits are transferred |
See Also
External Links
- Eyes & Lichty page 508, on TAX: https://archive.org/details/0893037893ProgrammingThe65816/page/n534
- Labiak page on TAX: https://archive.org/details/Programming_the_65816/page/n199
- MCS6500 Manual page on TAX: https://archive.org/details/mos_microcomputers_programming_manual/page/n118
- Carr page on TAX: https://archive.org/details/6502UsersManual/page/n288
- Leventhal page on TAX: https://archive.org/details/6502-assembly-language-programming/page/n148
- snes9x implementation of TAX: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2258