TAX: Difference between revisions

Revision as of 04:47, 18 June 2023

TAX is a 65x instruction that transfers the value of the accumulator to the X index register.


Basic Info
Addressing Mode	Opcode	Length	Speed
implied	AA	1 byte	2 cycles


Flags Affected
N	V	M	X	D	I	Z	C
	.	.	.	.	.		.


Instruction Behavior
	8-bit accumulator (m=1)	16-bit accumulator (m=0)
8-bit index registers (x=1)	8 bits are transferred	8 bits are transferred (low byte of accumulator)
16-bit index registers (x=0)	16 bits are transferred	16 bits are transferred

@@ Line 16: / Line 16: @@
 {| class="wikitable" style="float:right;clear:right;width:30%"
-!colspan="8"|Flags Clobbered
+!colspan="8"|Flags Affected
 |+
 |N
@@ Line 35: / Line 35: @@
 |
 |.
+|}
+{| class="wikitable" style="float:right;clear:right;width:40%"
+!colspan="3"|Instruction Behavior
+|+
+|
+|'''8-bit accumulator (m=1)'''
+|'''16-bit accumulator (m=0)'''
+|+
+|'''8-bit index registers (x=1)'''
+|8 bits are transferred
+|8 bits are transferred (low byte of accumulator)
+|+
+|'''16-bit index registers (x=0)'''
+|16 bits are transferred
+|16 bits are transferred
 |}