We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
VRAM: Difference between revisions
From SnesLab
(size in bytes) |
(moved image up) |
||
| Line 1: | Line 1: | ||
[[File:vram chip.png|thumb|VRAM chip B in region B2 of the [[jwdonal schematic]] (directly above chip A)]] | |||
There are two '''VRAM''' chips on the SNES motherboard, both connected to [[S-PPU1]]. They are both [[SRAM]] and each 32K x 8 bit (32,768 bytes) in size, for a total of 65,536 bytes. | There are two '''VRAM''' chips on the SNES motherboard, both connected to [[S-PPU1]]. They are both [[SRAM]] and each 32K x 8 bit (32,768 bytes) in size, for a total of 65,536 bytes. | ||
| Line 4: | Line 6: | ||
The two chips can be referred to as "A" and "B", after the lines of the [[VRAM Data Bus]] VDA0~7 and VDB0~7. | The two chips can be referred to as "A" and "B", after the lines of the [[VRAM Data Bus]] VDA0~7 and VDB0~7. | ||
[[Category:SNES Hardware]] | [[Category:SNES Hardware]] | ||
[[Category:Integrated Circuits]] | [[Category:Integrated Circuits]] | ||
[[Category:Video]] | [[Category:Video]] | ||
Revision as of 15:29, 8 July 2023
VRAM chip B in region B2 of the jwdonal schematic (directly above chip A)
There are two VRAM chips on the SNES motherboard, both connected to S-PPU1. They are both SRAM and each 32K x 8 bit (32,768 bytes) in size, for a total of 65,536 bytes.
One chip holds the low bytes of the 16-bit words, the other chip holds the high bytes.
The two chips can be referred to as "A" and "B", after the lines of the VRAM Data Bus VDA0~7 and VDB0~7.