We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
TAX: Difference between revisions
From SnesLab
(2 cycle Instructions) |
(→External Links: hid archive URL for MCS) |
||
(9 intermediate revisions by the same user not shown) | |||
Line 25: | Line 25: | ||
|[[Carry Flag|C]] | |[[Carry Flag|C]] | ||
|+ | |+ | ||
| | |N | ||
|. | |. | ||
|. | |. | ||
Line 31: | Line 31: | ||
|. | |. | ||
|. | |. | ||
| | |Z | ||
|. | |. | ||
|} | |} | ||
Line 52: | Line 52: | ||
|16 bits are transferred | |16 bits are transferred | ||
|} | |} | ||
==== Syntax ==== | |||
<pre> | |||
TAX | |||
</pre> | |||
=== See Also === | === See Also === | ||
* [[TAY]] | * [[TAY]] | ||
* [[TXA]] | * [[TXA]] | ||
* [[TAD]] | |||
* [[TCS]] | |||
=== External Links === | === External Links === | ||
* [[Eyes & Lichty]] | * [[Eyes & Lichty]], [https://archive.org/details/0893037893ProgrammingThe65816/page/508 page 508] on TAX | ||
* [[Labiak]] | * [[Labiak]], [https://archive.org/details/Programming_the_65816/page/n199 page 189] on TAX | ||
* [[MCS6500 Manual]] | * 7.11 on [[MCS6500 Manual]], [https://archive.org/details/mos_microcomputers_programming_manual/page/n118 page 100] on TAX | ||
* [[Carr]] | * [[Carr]], [https://archive.org/details/6502UsersManual/page/n288 page 275] on TAX | ||
* [[Leventhal]] | * [[Leventhal]], [https://archive.org/details/6502-assembly-language-programming/page/n148 page 3-99] on TAX | ||
* snes9x implementation of TAX: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2258 | * snes9x implementation of TAX: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2258 | ||
Latest revision as of 22:48, 7 August 2024
Basic Info | |||||||
---|---|---|---|---|---|---|---|
Addressing Mode | Opcode | Length | Speed | ||||
Implied (type 1) | AA | 1 byte | 2 cycles |
Flags Affected | |||||||
---|---|---|---|---|---|---|---|
N | V | M | X | D | I | Z | C |
N | . | . | . | . | . | Z | . |
TAX is a 65x instruction that transfers the value of the accumulator to the X index register.
Instruction Behavior | ||
---|---|---|
8-bit accumulator (m=1) | 16-bit accumulator (m=0) | |
8-bit index registers (x=1) | 8 bits are transferred | 8 bits are transferred (low byte of accumulator) |
16-bit index registers (x=0) | 16 bits are transferred | 16 bits are transferred |
Syntax
TAX
See Also
External Links
- Eyes & Lichty, page 508 on TAX
- Labiak, page 189 on TAX
- 7.11 on MCS6500 Manual, page 100 on TAX
- Carr, page 275 on TAX
- Leventhal, page 3-99 on TAX
- snes9x implementation of TAX: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L2258