We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

TAX: Difference between revisions

From SnesLab
Jump to: navigation, search
(2 cycle Instructions)
Line 69: Line 69:
[[Category:Transfer Instructions]]
[[Category:Transfer Instructions]]
[[Category:Implied Instructions]]
[[Category:Implied Instructions]]
[[Category:Two-cycle Instructions]]

Revision as of 11:56, 14 December 2023

Basic Info
Addressing Mode Opcode Length Speed
Implied (type 1) AA 1 byte 2 cycles
Flags Affected
N V M X D I Z C
. . . . . .

TAX is a 65x instruction that transfers the value of the accumulator to the X index register.

Instruction Behavior
8-bit accumulator (m=1) 16-bit accumulator (m=0)
8-bit index registers (x=1) 8 bits are transferred 8 bits are transferred (low byte of accumulator)
16-bit index registers (x=0) 16 bits are transferred 16 bits are transferred

See Also

External Links