We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

LDY: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎External Links: hid archive URL for MCS)
(→‎External Links: hid archive URL for Leventhal)
Line 81: Line 81:
* 7.1 on [[MCS6500 Manual]], [https://archive.org/details/mos_microcomputers_programming_manual/page/n114 page 96] on LDY
* 7.1 on [[MCS6500 Manual]], [https://archive.org/details/mos_microcomputers_programming_manual/page/n114 page 96] on LDY
* [[Carr]], [https://archive.org/details/6502UsersManual/page/n277 page 264] on LDY
* [[Carr]], [https://archive.org/details/6502UsersManual/page/n277 page 264] on LDY
* [[Leventhal]] page 3-74 on LDY: https://archive.org/details/6502-assembly-language-programming/page/n123
* [[Leventhal]], [https://archive.org/details/6502-assembly-language-programming/page/n123 page 3-74] on LDY
* snes9x implementation of LDY: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L817
* snes9x implementation of LDY: https://github.com/snes9xgit/snes9x/blob/master/cpuops.cpp#L817
* undisbeliever on LDY: https://undisbeliever.net/snesdev/65816-opcodes.html#ldy-load-index-register-y-from-memory
* undisbeliever on LDY: https://undisbeliever.net/snesdev/65816-opcodes.html#ldy-load-index-register-y-from-memory

Revision as of 18:17, 7 August 2024

Basic Info
Addressing Mode Opcode Length Speed
Immediate A0 2/3 bytes 2 cycles*
Absolute AC 3 bytes 4 cycles*
Direct Page A4 2 bytes 3 cycles*
Absolute Indexed by X BC 3 bytes 4 cycles*
Direct Page Indexed by X B4 2 bytes 4 cycles*
Flags Affected
N V M X D I Z C
N . . . . . Z .

LDY (Load Y) is a 65x instruction that loads a value into the Y index register. In immediate addressing only, LDY takes a total of 3 bytes when the index registers are 16 bits wide.

Syntax

LDY #const
LDY addr
LDY dp
LDY addr, X
LDY dp, X
Cycle Penalties

See Also

External Links