We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Master Clock: Difference between revisions
From SnesLab
(→See Also: pixel clock) |
(→See Also: bit clock) |
||
| Line 10: | Line 10: | ||
* [[SlowROM]] | * [[SlowROM]] | ||
* [[Machine Cycle]] | * [[Machine Cycle]] | ||
* [[Bit Clock]] | |||
=== Reference === | === Reference === | ||
Revision as of 18:34, 18 August 2024
The Master Clock is 21.48 MHz on NTSC and 21.28 MHz on PAL.
The master clock (X1) is in region A4 of the jwdonal schematic