We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
VRAM Data Bus: Difference between revisions
From SnesLab
(linkify jwdonal schematic) |
(see also VRAM Bus Control) |
||
| Line 2: | Line 2: | ||
It is drawn in blue in the colorized [[jwdonal schematic]]. | It is drawn in blue in the colorized [[jwdonal schematic]]. | ||
=== See Also === | |||
* [[VRAM Bus Control]] | |||
[[Category:SNES Hardware]] | [[Category:SNES Hardware]] | ||
[[Category:Traces]] | [[Category:Traces]] | ||
[[Category:Buses]] | [[Category:Buses]] | ||
Revision as of 18:35, 29 December 2023
The VRAM Data Bus is the data bus that connects S-PPU1 to the VRAM chips. It consists of two 8-bit data buses: VDA and VDB. VDA0-VDA7 connects to the VRAM chip which has VAA going to it, and VDB0-VDB7 connects to the other VRAM chip, which has VDB going to it.
It is drawn in blue in the colorized jwdonal schematic.