We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

TAX: Difference between revisions

From SnesLab
Jump to: navigation, search
(made basic info table shorter)
(type 1 admode)
Line 7: Line 7:
|'''Speed'''
|'''Speed'''
|+
|+
|implied
|implied (type 1)
|AA
|AA
|1 byte
|1 byte

Revision as of 00:40, 19 July 2023

Basic Info
Addressing Mode Opcode Length Speed
implied (type 1) AA 1 byte 2 cycles
Flags Affected
N V M X D I Z C
. . . . . .

TAX is a 65x instruction that transfers the value of the accumulator to the X index register.

Instruction Behavior
8-bit accumulator (m=1) 16-bit accumulator (m=0)
8-bit index registers (x=1) 8 bits are transferred 8 bits are transferred (low byte of accumulator)
16-bit index registers (x=0) 16 bits are transferred 16 bits are transferred

See Also

External Links