We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Reset Traces: Difference between revisions
From SnesLab
(created page) |
(more direct link) |
||
| (9 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
[[File:reset schematic v2.png|schematic of the various reset traces|thumb]] | |||
The SNES has a few traces used in system resetting: | The SNES has a few traces used in system resetting: | ||
/'''RESOUT0''' allows [[S-PPU2]] to reset [[S-PPU1]]. It is produced by pin 33 of PPU2 and goes into pin | /'''RESOUT0''' allows [[S-PPU2]] to reset [[S-PPU1]]. It is produced by pin 33 of PPU2 and goes into pin 98 (/RESET) of PPU1. It is not connected to anything else. | ||
/'''RESOUT1''' is produced by pin 28 of [[S-PPU2]] and passes through R74 before combining with the [[voltage supervisor]] reset output. Then, RESOUT1 goes into these pins, all of which are labled /RESET: | /'''RESOUT1''' is produced by pin 28 of [[S-PPU2]] and passes through R74 before combining with the [[voltage supervisor]] reset output. Then, /RESOUT1 goes into these pins, all of which are labled /RESET: | ||
* | * [[S-CPU]] pin 50 | ||
* | * [[WRAM]] pin 8 | ||
* | * [[Cartridge Slot]] pin 26 | ||
* | * [[S-SMP]] pin 37 | ||
* | * [[Expansion Port]] pin 19 | ||
* | * [[S-DSP]] pin 47 | ||
The trace (not pin) labeled /'''RESET''' on the jwdonal schematic is produced by pin 10 (P10) of the [[CIC]] and is what actually resets PPU2 (going into pin 34). | The trace (not pin) labeled /'''RESET''' on the [[jwdonal schematic]] is produced by pin 10 (P10) of the [[Checking Integrated Circuit|CIC]] and is what actually resets PPU2 (going into pin 34). | ||
=== See Also === | === See Also === | ||
* [[Reset Button]] | * [[Reset Button]] | ||
* [[STP]] | |||
[[Category:SNES Hardware]] | [[Category:SNES Hardware]] | ||
[[Category:Traces]] | [[Category:Traces]] | ||
Latest revision as of 03:39, 19 August 2024
The SNES has a few traces used in system resetting:
/RESOUT0 allows S-PPU2 to reset S-PPU1. It is produced by pin 33 of PPU2 and goes into pin 98 (/RESET) of PPU1. It is not connected to anything else.
/RESOUT1 is produced by pin 28 of S-PPU2 and passes through R74 before combining with the voltage supervisor reset output. Then, /RESOUT1 goes into these pins, all of which are labled /RESET:
- S-CPU pin 50
- WRAM pin 8
- Cartridge Slot pin 26
- S-SMP pin 37
- Expansion Port pin 19
- S-DSP pin 47
The trace (not pin) labeled /RESET on the jwdonal schematic is produced by pin 10 (P10) of the CIC and is what actually resets PPU2 (going into pin 34).