We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

CPU Data Bus: Difference between revisions

From SnesLab
Jump to: navigation, search
(hid archive link)
(→‎External Links: bullet point to numbering)
Line 10: Line 10:


=== External Links ===
=== External Links ===
* [1] [https://archive.org/details/SNESDevManual/book1/page/n98 page 2-22-2] of the official Super Nintendo development manual
# [https://archive.org/details/SNESDevManual/book1/page/n98 page 2-22-2] of the official Super Nintendo development manual


[[Category:Traces]]
[[Category:Traces]]
[[Category:SNES Hardware]]
[[Category:SNES Hardware]]
[[Category:Buses]]
[[Category:Buses]]

Revision as of 07:20, 13 July 2023

The CPU Data Bus, (drawn in brown in the colorized jwdonal schematic), is the 8-bit data bus that moves data around during a DMA. It is denoted CD0~7 in Figure 2-22-1 "Super NES Functional Block Diagram." [1] It is connected to:

External Links

  1. page 2-22-2 of the official Super Nintendo development manual