We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Memory/Accumulator Select: Difference between revisions
From SnesLab
(shorten sentence) |
(added INC/DEC) |
||
Line 27: | Line 27: | ||
* [[AND]] | * [[AND]] | ||
* [[EOR]] | * [[EOR]] | ||
* [[INC]] | |||
* [[DEC]] | |||
But it does not affect [[XBA]], [[TDC]], or [[TCD]]. | But it does not affect [[XBA]], [[TDC]], or [[TCD]]. |
Revision as of 17:23, 16 August 2024
The Memory/Accumulator Select (M) flag is bit 5 of the 65c816's processor status register. It indicates whether the accumulator is 8 or 16 bits wide:
- When clear, the accumulator is 16 bits wide. It can only be clear in native mode.
- When set, the accumulator is 8 bits wide, but the high byte (B) is still retained. This is the case after reset because the processor is in emulation mode.
It can be affected by:
It affects the behavior of (possibly incomplete list):
But it does not affect XBA, TDC, or TCD.
There are no BMS or BMC instructions that examine this flag.
See Also
Reference
- Eyes & Lichty, page 422, Table 18.2. 65x Flags.