We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

CPU Data Bus

From SnesLab

Revision as of 21:13, 22 May 2023 by Xetheria (talk | contribs) (added things its connected to)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Jump to: navigation, search

The CPU Data Bus, (drawn in brown in the colorized jwdonal schematic), is the 8-bit data bus that moves data around during a DMA. It is denoted CD0~7 in Figure 2-22-1 "Super NES Functional Block Diagram" on page 2-22-2 of the official documentation. [1] It is connected to:

External Links

[1] https://archive.org/details/SNESDevManual/book1/page/n98

Retrieved from "https://sneslab.net/mw/index.php?title=CPU_Data_Bus&oldid=5212"