We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Address Bus A: Difference between revisions
From SnesLab
(missing "of") |
(why 24 bits) |
||
| Line 5: | Line 5: | ||
* pins 23-42 of [[WRAM]] | * pins 23-42 of [[WRAM]] | ||
* pins 5-17 and 37-48 of the [[Cartridge Slot]] | * pins 5-17 and 37-48 of the [[Cartridge Slot]] | ||
It is 24 bits wide because that is how big the SNES' address space is. | |||
=== See Also === | === See Also === | ||
Revision as of 22:29, 27 December 2023
Address Bus A is a 24-bit bus on the SNES. It is drawn in orange in the colorized jwdonal schematic, and its individual address lines are labeled CA0-CA23.
It is connected to:
- pins 2-17 and 93-100 of the S-CPU
- pins 23-42 of WRAM
- pins 5-17 and 37-48 of the Cartridge Slot
It is 24 bits wide because that is how big the SNES' address space is.
See Also
Reference
- Figure 2-22-1, "Super NES Functional Block Diagram" on page 2-22-2 of Book I