We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Address Bus A: Difference between revisions
From SnesLab
(see also data bus) |
(added ref) |
||
| Line 9: | Line 9: | ||
* [[Address Bus B]] | * [[Address Bus B]] | ||
* [[CPU Data Bus]] | * [[CPU Data Bus]] | ||
=== Reference === | |||
# Figure 2-22-1, "Super NES Functional Block Diagram" on [https://archive.org/details/SNESDevManual/book1/page/n97 page 2-22-2 of Book I] | |||
[[Category:SNES Hardware]] | [[Category:SNES Hardware]] | ||
[[Category:Traces]] | [[Category:Traces]] | ||
[[Category:Buses]] | [[Category:Buses]] | ||
Revision as of 21:59, 27 December 2023
Address Bus A is a 24-bit bus on the SNES. It is drawn in orange in the colorized jwdonal schematic, and its individual address lines are labeled CA0-CA23.
It is connected to:
- pins 2-17 and 93-100 of the S-CPU
- pins 23-42 WRAM
- pins 5-17 and 37-48 of the Cartridge Slot
See Also
Reference
- Figure 2-22-1, "Super NES Functional Block Diagram" on page 2-22-2 of Book I