Address Bus B: Difference between revisions

Latest revision as of 19:29, 18 August 2024

Address Bus B, also known as the SNES bus, is 8-bits wide on the SNES Motherboard. Its individual address lines are labeled PA0-PA7, which stands for "peripheral address," as in S-CPU peripherals (not SNES peripherals). It is connected to:

S-CPU pins 51-58
S-PPU1 pins 5-12
S-PPU2 pins 17-24
S-SMP pins 48-51
WRAM pins 43-47, 50, and 53-54
Cartridge Slot pins 3, 28-30, 34, and 59-61
Expansion Port pins 1-8

which is the exact same set of components that the CPU Data Bus is connected to. The SNES bus is drawn in purple in the colorized jwdonal schematic. Some people like to think of Address Bus B as being 16-bits wide, with the high byte being fixed to $21.^[1] An address decoder translates the 65c816's bus addresses into SNES bus addresses.^[4]

References

https://forums.nesdev.org/viewtopic.php?p=116505#p116505
Figure 2-22-1, "Super NES Functional Block Diagram" on page 2-22-2 of Book I
paragraph 3.2 on page 3-3-2 of Book I, lbid.
https://forums.nesdev.org/viewtopic.php?p=195152#p195152

@@ Line 1: / Line 1: @@
-'''Address Bus B''' is an 8-bit bus on the SNES.  It is also known as the SNES bus.  It is drawn in purple in the colorized jwdonal schematic, and its individual address lines are labeled PA0-PA7, which stands for "peripheral address," as in [[S-CPU]] peripherals (not SNES peripherals).  It is connected to:
+'''Address Bus B''', also known as the '''SNES bus''', is 8-bits wide on the [[SNES Motherboard]].  Its individual address lines are labeled PA0-PA7, which stands for "peripheral address," as in [[S-CPU]] peripherals (not SNES peripherals).  It is connected to:
-* pins 51-58 of the [[S-CPU]]
+* [[S-CPU]] pins 51-58
-* pins 5-12 of [[S-PPU1]]
+* [[S-PPU1]] pins 5-12
-* pins 43-50 and 53-54 of [[WRAM]]
+* [[S-PPU2]] pins 17-24
-* pins 28-30 and 59-61, 3 and 34 of the [[Cartridge Slot]]
+* [[S-SMP]] pins 48-51
-* pins 1-8 of the [[Expansion Port]]
+* [[WRAM]] pins 43-47, 50, and 53-54
-* the [[S-SMP]]
+* [[Cartridge Slot]] pins 3, 28-30, 34, and 59-61
-* [[S-PPU2]]
+* [[Expansion Port]] pins 1-8
+which is the exact same set of components that the [[CPU Data Bus]] is connected to.  The SNES bus is drawn in purple in the colorized [[jwdonal schematic]].  Some people like to think of Address Bus B as being 16-bits wide, with the high byte being fixed to $21.<sup>[1]</sup>  An address decoder translates the 65c816's bus addresses into SNES bus addresses.<sup>[4]</sup>
+[[File:SNES Bus.png|thumb]]
+=== See Also ===
+* [[Address Bus A]]
+=== References ===
+# https://forums.nesdev.org/viewtopic.php?p=116505#p116505
+# Figure 2-22-1, "Super NES Functional Block Diagram" on [https://archive.org/details/SNESDevManual/book1/page/n98 page 2-22-2 of Book I]
+# paragraph 3.2 on [https://archive.org/details/SNESDevManual/book1/page/n160 page 3-3-2 of Book I], lbid.
+# https://forums.nesdev.org/viewtopic.php?p=195152#p195152
 [[Category:SNES Hardware]]
 [[Category:Traces]]
 [[Category:Buses]]