We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Implied Addressing: Difference between revisions
From SnesLab
(opcode BB) |
(opcode 3B) |
||
| Line 9: | Line 9: | ||
* [[TAY]] (opcode A8) | * [[TAY]] (opcode A8) | ||
* [[TCD]] (opcode 5B) | * [[TCD]] (opcode 5B) | ||
* [[TSC]] | * [[TSC]] (opcode 3B) | ||
* [[TDC]] (opcode 7B) | * [[TDC]] (opcode 7B) | ||
* [[TSC]] | * [[TSC]] | ||
Revision as of 23:20, 26 June 2024
There are three types of Implied Addressing on the 65c816:
Type 1 - The register(s) to be operated on are implied in the mnemonic: (17 instructions)
- DEX (opcode CA)
- DEY (opcode 88)
- INX (opcode E8)
- INY (opcode C8)
- TAX (opcode AA)
- TAY (opcode A8)
- TCD (opcode 5B)
- TSC (opcode 3B)
- TDC (opcode 7B)
- TSC
- TSX
- TXA
- TXS
- TXY (opcode 9B)
- TYA (opcode 98)
- TYX (opcode BB)
- XBA (opcode EB)
Type 2 - The flag(s) to be operated on are implied in the mnemonic: (8 instructions)
Type 3 - Neither flags nor registers operated on: (4 instructions)
All implied instructions except for WDM are one byte long.