We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Index Register Select: Difference between revisions
From SnesLab
(8 bits wide in emulation mode) |
(→See Also: Index regs) |
||
Line 29: | Line 29: | ||
=== See Also === | === See Also === | ||
* [[Memory/Accumulator Select]] | * [[Memory/Accumulator Select]] | ||
* [[X Index Register]] | |||
* [[Y Index Register]] | |||
=== Reference === | === Reference === |
Revision as of 15:34, 16 August 2024
Index Register Select (X) is a flag in the processor status register (bit 4) of the 65c816. It indicates how wide the index registers are:
- When clear, both index registers are 16 bits wide. It can only be clear in native mode.
- When set or in emulation mode, both index registers are 8 bits wide.
It is not possible to control the width of the two index registers individually.
It can be affected by:
It affects the behavior of (incomplete list):
In emulation mode, the x flag becomes the break flag.
There are no BXS or BXC instructions that examine this flag.
See Also
Reference
- Eyes & Lichty, page 422, Table 18.2. 65x Flags.