We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

Index Register Select: Difference between revisions

From SnesLab
Jump to: navigation, search
(added INX/INY/DEX/DEY)
(added PHX/PHY/PLX/PLY)
Line 20: Line 20:
* [[CPX]]
* [[CPX]]
* [[CPY]]
* [[CPY]]
* [[PHX]]
* [[PHY]]
* [[PLX]]
* [[PLY]]
* [[INX]]
* [[INX]]
* [[INY]]
* [[INY]]

Revision as of 17:29, 16 August 2024

Index Register Select (X) is a flag in the processor status register (bit 4) of the 65c816. It indicates how wide the index registers are:

  • When clear, both index registers are 16 bits wide. It can only be clear in native mode.
  • When set or in emulation mode, both index registers are 8 bits wide.

It is not possible to control the width of the two index registers individually.

It can be affected by:

It affects the behavior of (possibly incomplete list):

In emulation mode, the x flag becomes the break flag.

There are no BXS or BXC instructions that examine this flag.

See Also

Reference