We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Implied Addressing: Difference between revisions
From SnesLab
(opcode 8A) |
(opcode 9A) |
||
| Line 14: | Line 14: | ||
* [[TSX]] | * [[TSX]] | ||
* [[TXA]] (opcode 8A) | * [[TXA]] (opcode 8A) | ||
* [[TXS]] | * [[TXS]] (opcode 9A) | ||
* [[TXY]] (opcode 9B) | * [[TXY]] (opcode 9B) | ||
* [[TYA]] (opcode 98) | * [[TYA]] (opcode 98) | ||
Revision as of 01:28, 27 June 2024
There are three types of Implied Addressing on the 65c816:
Type 1 - The register(s) to be operated on are implied in the mnemonic: (17 instructions)
- DEX (opcode CA)
- DEY (opcode 88)
- INX (opcode E8)
- INY (opcode C8)
- TAX (opcode AA)
- TAY (opcode A8)
- TCD (opcode 5B)
- TSC (opcode 3B)
- TDC (opcode 7B)
- TSC
- TSX
- TXA (opcode 8A)
- TXS (opcode 9A)
- TXY (opcode 9B)
- TYA (opcode 98)
- TYX (opcode BB)
- XBA (opcode EB)
Type 2 - The flag(s) to be operated on are implied in the mnemonic: (8 instructions)
- CLC (opcode 18)
- CLD (opcode D8)
- CLI (opcode 58)
- CLV (opcode B8)
- SEC (opcode 38)
- SED (opcode F8)
- SEI (opcode 78)
- XCE (opcode FB)
Type 3 - Neither flags nor registers operated on: (4 instructions)
All implied instructions except for WDM are one byte long.