We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Accumulator: Difference between revisions
From SnesLab
(TDC can zero it) |
(flowed transfer instructions into body) |
||
| Line 4: | Line 4: | ||
The high byte ("B") is still retained even when the accumulator is 8 bits wide and can be accessed with [[XBA]]. | The high byte ("B") is still retained even when the accumulator is 8 bits wide and can be accessed with [[XBA]]. | ||
It can be freely transferred to/from both the [[X index register]] (see [[TAX]] and [[TXA]]) and the [[Y index register]] (see [[TAY]] and [[TYA]]) and also the stack (see [[PHA]] and [[PLA]]). | |||
The [[S-SMP]]'s accumulator is always 8 bits wide. | The [[S-SMP]]'s accumulator is always 8 bits wide. | ||
| Line 12: | Line 14: | ||
* [[LDA]] | * [[LDA]] | ||
* [[STA]] | * [[STA]] | ||
* [[Accumulator Addressing]] | * [[Accumulator Addressing]] | ||
Revision as of 00:41, 10 August 2024
An Accumulator is a very fast register inside a processor that acts as a mathematical scratch pad.
The 65c816's accumulator can be either 8 or 16 bits in size, as configured by the m flag. Labiak calls this 16-bit memory mode. When the direct page is coincident with the zero page, TDC is a good way to zero it.
The high byte ("B") is still retained even when the accumulator is 8 bits wide and can be accessed with XBA.
It can be freely transferred to/from both the X index register (see TAX and TXA) and the Y index register (see TAY and TYA) and also the stack (see PHA and PLA).
The S-SMP's accumulator is always 8 bits wide.
See Also
References
- Eyes & Lichty, page 27
- subparagraph 8.1.1 A Register on page 3-8-4 of Book II of the official Super Nintendo development manual