We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

CPU Data Bus

From SnesLab
Revision as of 17:27, 29 December 2023 by Xetheria (talk | contribs) (more correct name for sound chip)
Jump to: navigation, search

The CPU Data Bus, (drawn in brown in the colorized jwdonal schematic), is the 8-bit data bus that moves data around during a DMA. It is denoted CD0~7 in Figure 2-22-1 "Super NES Functional Block Diagram." [1] It is connected to:

See Also

External Links

  1. page 2-22-2 of the official Super Nintendo development manual
Retrieved from "https://sneslab.net/mw/index.php?title=CPU_Data_Bus&oldid=13511"