We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

Implied Addressing: Difference between revisions

From SnesLab
Jump to: navigation, search
(→‎Reference: shorter URL)
(→‎References: hid archive URL for E&L)
 
(33 intermediate revisions by the same user not shown)
Line 1: Line 1:
There are three types of '''Implied Addressing''' on the [[65c816]]:
There are three types of '''Implied Addressing''' on the [[65c816]]:


'''Type 1''' - The register(s) to be operated on are implied in the mnemonic
'''Type 1''' - The register(s) to be operated on are implied in the mnemonic: (17 instructions)
* [[DEX]]
* [[DEX]] (opcode CA)
* [[DEY]]
* [[DEY]] (opcode 88)
* [[INX]]
* [[INX]] (opcode E8)
* [[INY]]
* [[INY]] (opcode C8)
* [[TAX]]
* [[TAX]] (opcode AA)
* [[TAY]]
* [[TAY]] (opcode A8)
* [[TCD]]
* [[TCD]] (opcode 5B)
* [[TSC]]
* [[TSC]] (opcode 3B)
* [[TDC]]
* [[TDC]] (opcode 7B)
* [[TSC]]
* [[TSC]] (opcode 3B)
* [[TSX]]
* [[TSX]] (opcode BA)
* [[TXA]]
* [[TXA]] (opcode 8A)
* [[TXS]]
* [[TXS]] (opcode 9A)
* [[TXY]]
* [[TXY]] (opcode 9B)
* [[TYA]]
* [[TYA]] (opcode 98)
* [[TYX]]
* [[TYX]] (opcode BB)
* [[XBA]]
* [[XBA]] (opcode EB)


'''Type 2''' - The flag(s) to be operated on are implied in the mnemonic:
'''Type 2''' - The flag(s) to be operated on are implied in the mnemonic: (8 instructions)
* [[CLC]]
* [[CLC]] (opcode 18)
* [[CLD]]
* [[CLD]] (opcode D8)
* [[CLI]]
* [[CLI]] (opcode 58)
* [[CLV]]
* [[CLV]] (opcode B8)
* [[SEC]]
* [[SEC]] (opcode 38)
* [[SED]]
* [[SED]] (opcode F8)
* [[SEI]]
* [[SEI]] (opcode 78)
* [[XCE]]
* [[XCE]] (opcode FB)


'''Type 3''' - Neither flags nor registers operated on:
'''Type 3''' - Neither flags nor registers operated on: (4 instructions)
* [[NOP]]
* [[NOP]] (opcode EA)
* [[STP]]
* [[STP]] (opcode DB)
* [[WAI]]
* [[WAI]] (opcode CB)
* [[WDM]] (opcode 42)


All implied instructions are one byte long.
All implied instructions on the 65c816 except for WDM are one byte long.  They also all only have one addressing mode.


=== Reference ===
==== Syntax ====
* [[Eyes & Lichty]], page 398: https://archive.org/details/0893037893ProgrammingThe65816/page/n423
<pre>
* page 127, lbid: https://archive.org/details/0893037893ProgrammingThe65816/page/n153
CLC
</pre>
 
=== See Also ===
* [[Accumulator Addressing]]
* [[Immediate Addressing]]
 
=== References ===
* [[Eyes & Lichty]], [https://archive.org/details/0893037893ProgrammingThe65816/page/398 page 398]
* [https://archive.org/details/0893037893ProgrammingThe65816/page/127 page 127], lbid
* section 3.5.19 of 65c816 datasheet, https://westerndesigncenter.com/wdc/documentation/w65c816s.pdf
* Clark, Bruce. http://www.6502.org/tutorials/65c816opcodes.html#5.15


[[Category:ASM]]
[[Category:ASM]]
[[Category:Addressing Modes]]
[[Category:Addressing Modes]]
[[Category:Simple Admodes]]
[[Category:Inherited from 6502]]

Latest revision as of 13:41, 8 August 2024

There are three types of Implied Addressing on the 65c816:

Type 1 - The register(s) to be operated on are implied in the mnemonic: (17 instructions)

  • DEX (opcode CA)
  • DEY (opcode 88)
  • INX (opcode E8)
  • INY (opcode C8)
  • TAX (opcode AA)
  • TAY (opcode A8)
  • TCD (opcode 5B)
  • TSC (opcode 3B)
  • TDC (opcode 7B)
  • TSC (opcode 3B)
  • TSX (opcode BA)
  • TXA (opcode 8A)
  • TXS (opcode 9A)
  • TXY (opcode 9B)
  • TYA (opcode 98)
  • TYX (opcode BB)
  • XBA (opcode EB)

Type 2 - The flag(s) to be operated on are implied in the mnemonic: (8 instructions)

  • CLC (opcode 18)
  • CLD (opcode D8)
  • CLI (opcode 58)
  • CLV (opcode B8)
  • SEC (opcode 38)
  • SED (opcode F8)
  • SEI (opcode 78)
  • XCE (opcode FB)

Type 3 - Neither flags nor registers operated on: (4 instructions)

  • NOP (opcode EA)
  • STP (opcode DB)
  • WAI (opcode CB)
  • WDM (opcode 42)

All implied instructions on the 65c816 except for WDM are one byte long. They also all only have one addressing mode.

Syntax

CLC

See Also

References