We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

Processor Status Register

From SnesLab
Revision as of 12:12, 9 August 2024 by Xetheria (talk | contribs) (→‎References: hid archive URL for E&L)
Jump to: navigation, search

The Processor Status Register (P) is on the 65c816 and contains several flags:

It can be pulled from the stack via PLP and RTI.

There are nine instructions that directly modify these flags, including:[3]

LDP does not exist, and STP does not store the register anywhere.

Several other instructions affect the flags as a side effect. The only transfer instructions that do not modify these flags are TCS and TXS.

These instructions do not modify any status flags:

See Also

References

  1. Table 18.2 Eyes & Lichty, page 422
  2. Figure 17.3, Lbid, page 377
  3. lbid, Status Register Control Instructions, page 262