Negative Flag: Difference between revisions
(bit 7) |
(decimal mode valid on 65c816) |
||
| (20 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
The '''Negative Flag''' (N) | The '''Negative Flag''' (N) is bit 7 of the [[65c816]]'s [[status register]]. It is set or cleared to reflect the most significant bit of arithmetic/logical results or pulled/loaded/transferred values. Although there are no dedicated SEN or CLN instructions to set or clear it, it can be set with [[SEP]] and cleared with [[REP]]: | ||
These instructions affect the negative flag (this bulleted list being | <pre> | ||
SEP #$80 | |||
REP #$80 | |||
</pre> | |||
These instructions also affect the negative flag (this bulleted list being 38 long): | |||
* [[ADC]] | * [[ADC]] | ||
| Line 24: | Line 29: | ||
* [[PLB]] | * [[PLB]] | ||
* [[PLD]] | * [[PLD]] | ||
* [[PLP]] (missing from the Labiak textbook's list) | |||
* [[PLX]] | * [[PLX]] | ||
* [[PLY]] | * [[PLY]] | ||
| Line 41: | Line 47: | ||
* [[XBA]] | * [[XBA]] | ||
Also, [[LSR]] always clears the negative flag. | Also, [[LSR]] always clears the negative flag because it also shifts a zero into the operand's most significant bit, making it non-negative. Push instructions do not affect the negative flag. | ||
[[BPL]] and [[BMI]] examine the negative flag to decide whether or not to branch. | |||
The negative flag is invalid in [[decimal mode]] on the NMOS 6502, but it is valid in the 65c816's decimal mode. | |||
=== See Also === | |||
* [[Zero Flag]] | |||
* [[Overflow Flag]] | |||
* [[Carry Flag]] | |||
* [[Sign Flag]] | |||
=== | === References === | ||
* Labiak, Willam. Page 109 | * Labiak, Willam. [https://archive.org/details/Programming_the_65816/page/n119 Page 109] | ||
* [[Eyes & Lichty]], "Branching Based on the Negative Flag" on [https://archive.org/details/0893037893ProgrammingThe65816/page/148 page 148] | |||
* Table 7-1 Caveats of 65c816 datasheet | |||
[[Category:ASM]] | [[Category:ASM]] | ||
[[Category:Flags]] | [[Category:Flags]] | ||
[[Category:Inherited from 6502]] | [[Category:Inherited from 6502]] | ||
[[Category:Condition Codes]] | |||
Latest revision as of 03:07, 20 September 2024
The Negative Flag (N) is bit 7 of the 65c816's status register. It is set or cleared to reflect the most significant bit of arithmetic/logical results or pulled/loaded/transferred values. Although there are no dedicated SEN or CLN instructions to set or clear it, it can be set with SEP and cleared with REP:
SEP #$80 REP #$80
These instructions also affect the negative flag (this bulleted list being 38 long):
- ADC
- AND
- ASL
- BIT
- CMP
- CPX
- CPY
- DEC
- DEX
- DEY
- EOR
- INC
- INX
- INY
- LDA
- LDX
- LDY
- ORA
- PLA
- PLB
- PLD
- PLP (missing from the Labiak textbook's list)
- PLX
- PLY
- ROL
- ROR
- SBC
- TAX
- TAY
- TCD
- TDC
- TSC
- TSX
- TXA
- TXY
- TYA
- TYX
- XBA
Also, LSR always clears the negative flag because it also shifts a zero into the operand's most significant bit, making it non-negative. Push instructions do not affect the negative flag.
BPL and BMI examine the negative flag to decide whether or not to branch.
The negative flag is invalid in decimal mode on the NMOS 6502, but it is valid in the 65c816's decimal mode.
See Also
References
- Labiak, Willam. Page 109
- Eyes & Lichty, "Branching Based on the Negative Flag" on page 148
- Table 7-1 Caveats of 65c816 datasheet