We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS
Zero Flag: Difference between revisions
From SnesLab
(→Reference: linkify Labiak) |
(see also) |
||
| Line 44: | Line 44: | ||
The [[SPC700]] and [[Super FX]] chips also have a zero flag. | The [[SPC700]] and [[Super FX]] chips also have a zero flag. | ||
=== See Also === | |||
* [[Negative Flag]] | |||
* [[Carry Flag]] | |||
=== Reference === | === Reference === | ||
Revision as of 08:49, 14 July 2024
The Zero Flag (Z) exists on the 65c816. It is bit 1 of the status register. It is affected by these 41 instructions:
- ADC
- AND
- ASL
- BIT
- CMP
- CPX
- CPY
- DEC
- DEX
- DEY
- EOR
- INC
- INX
- INY
- LDA
- LDX
- LDY
- LSR
- ORA
- PLA
- PLB
- PLD
- PLX
- PLY
- ROL
- ROR
- SBC
- TAX
- TAY
- TCD
- TCS
- TDC
- TRB
- TSB
- TSC
- TSX
- TXA
- TXY
- TYA
- TYX
- XBA
The SPC700 and Super FX chips also have a zero flag.