We've just updated MediaWiki and its underlying software. If anything doesn't look or work quite right, please mention it to us. --RanAS

Negative Flag

From SnesLab
Revision as of 03:07, 20 September 2024 by Xetheria (talk | contribs) (decimal mode valid on 65c816)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The Negative Flag (N) is bit 7 of the 65c816's status register. It is set or cleared to reflect the most significant bit of arithmetic/logical results or pulled/loaded/transferred values. Although there are no dedicated SEN or CLN instructions to set or clear it, it can be set with SEP and cleared with REP:

SEP #$80
REP #$80

These instructions also affect the negative flag (this bulleted list being 38 long):

Also, LSR always clears the negative flag because it also shifts a zero into the operand's most significant bit, making it non-negative. Push instructions do not affect the negative flag.

BPL and BMI examine the negative flag to decide whether or not to branch.

The negative flag is invalid in decimal mode on the NMOS 6502, but it is valid in the 65c816's decimal mode.

See Also

References